


FIG. 1






FIG.3





FIG. 4



PASS/FAIL RESULT

FIG. 6




FIG. 7




FIG. 8





FIG.9



NONVOLATILE MEMORY CELL BLOCK 141a




FIG.11




FIG.12




FIG.13




FIG.14




FIG.15




FIG.16




FIG.17




FIG. 18




FIG.19




FIG. 20

100




FIG. 21




FIG.22




FIG. 23




FIG. 24




FIG.25




FIG. 26




FIG. 27




FIG.28




FIG. 29




FIG.30

NONVOLATILE MEMORY CELL BLOCK		
	SELP	TEST DATA
0000h	0 0	CPU TEST DATA GROUP
1000h	1 . . . 1	D/A TEST DATA GROUP
1800h	0 0	TIMER TEST DATA GROUP
		· · ·

FIG. 31




FIG.32 1900




FIG. 33




FIG. 34 1900




FIG.35




FIG.36




FIG.37




FIG.38

NONVOLATILE MEMORY CELL BLOCK

	SELP	TR	TEST DATA
0000h	1 . . 1	11 . . 11	CPU TEST DATA GROUP
0800h	1 . . 1	01 . . 01	CPU TEST DATA GROUP
1000h	1 . . 1	11 . . 11	D/A TEST DATA GROUP
1800h	1 . . . 1	01 . . . 01	TIMER TEST DATA GROUP

FIG.39




FIG.40




FIG.41

NONVOLATILE MEMORY CELL BLOCK

	DL	TEST DATA
0000h	11 ⋮ 11	CPU TEST DATA GROUP
0800h	00 ⋮ 00	D/A TEST DATA GROUP
	⋮ ⋮ ⋮	⋮ ⋮ ⋮

FIG. 42.





FIG. 43



The diagram illustrates a Programmable Delay Circuit (2144). It features a series of delay elements (D) and programmable logic elements (2302-2309) connected to inputs S142a and DL, and output S2144. The circuit is enclosed in a box labeled 2144. The input S142a is connected to a series of delay elements (D) and programmable logic elements (2302-2309). The output S2144 is connected to the final programmable logic element (2309). The circuit is labeled "PROGRAMMABLE DELAY CIRCUIT".





FIG.45

NONVOLATILE MEMORY CELL BLOCK

0000h	DL	TEST DATA
	00	SERIAL TEST DATA GROUP
	01	
	10	
	11	
	.	
	.	
	.	

FIG.46



100




FIG.48

NONVOLATILE MEMORY CELL BLOCK

	SELP	TR	TEST DATA
0000h	1 : : : 1	00 : : : 00	TEST DATA GROUP USING EXTERNAL POWER
0800h	0 : : : 0	01 : : : 01	TEST DATA GROUP USING POWER OF FIRST VOLTAGE
1000h	0 : : : 0	11 : : : 11	TEST DATA GROUP USING POWER OF SECOND VOLTAGE
1800h	0 0 0 0 : : :	00 01 10 11 : : :	TEST DATA GROUP USING POWER OF VARYING VOLTAGE
	. : : .	. : : .	. : : .

FIG. 49




FIG. 50




FIG. 51




FIG.52




FIG.53

NONVOLATILE MEMORY CELL BLOCK

	SELP	TR	TEST DATA
0000h	1 : : : 1	00 : : : 00	TEST DATA GROUP WITHOUT CURRENT STANDARD
0800h	0 : : : 0	01 : : : 01	TEST DATA GROUP WITH STOP CURRENT STANDARD
1000h	0 : : : 0	11 : : : 11	TEST DATA GROUP WITH OPERATING CURRENT STANDARD

FIG. 54




FIG.55A

NONVOLATILE MEMORY CELL BLOCK

TEST DATA GROUP A
TEST DATA GROUP B
TEST DATA GROUP C
TEST DATA GROUP D

FIG.55B

NONVOLATILE MEMORY CELL BLOCK

DEFECTIVE ADDRESS	DATA DELETED
TEST DATA GROUP B	
TEST DATA GROUP C	
TEST DATA GROUP D	

FIG.56




FIG. 57




FIG.58A

NONVOLATILE MEMORY CELL BLOCK

TEST DATA GROUP A
TEST DATA GROUP B
TEST DATA GROUP C
ANALYSIS PROGRAM

FIG.58B

NONVOLATILE MEMORY CELL BLOCK

DEFECTIVE ADDRESS	DATA DELETED
	TEST DATA GROUP B
	TEST DATA GROUP C
	ANALYSIS PROGRAM

FIG.59




FIG. 60




FIG.61





FIG.62




[illegible]

FIG.65




FIG.64




FIG.66




FIG.68A

NONVOLATILE MEMORY 4641



FIG.68B

NONVOLATILE MEMORY 4741



FIG. 67




FIG.69




FIG.70




FIG.71




FIG. 72 3410

